msvsli_start

This is an old revision of the document!

Master VLSI

Master VLSI - From RTL to GDSII

Material

Course: https://github.com/fredowski/Course (see branch “tha”)

OpenROAD flow scripts: https://github.com/fredowski/OpenROAD-flow-scripts (see branch “vhdl”)

IHP PDK: https://github.com/IHP-GmbH/IHP-Open-PDK

SiliWizz: https://tinytapeout.com/siliwiz/introduction/

Andrew B. Kahng et al., VLSI Physical Design: From Graph Partitioning to Timing Closure, Springer, 2022

VLSI Physical Design - Slides , 2022

Onur Mutlu, Digital Design and Computer Architecture, ETH Zürich, 2026

Introduction and Overview

Youtube: Matt Venn - Inside the Cleanroom at IHP

Chapter 01 pdf

OpenROAD Flow

Video: Youtube: "OpenROAD - Turning Designs into Optimized Silicon" - Matt Liberty (Latch-Up 2023)

Chapter 04 pdf

Process Development Kit (PDK)

Chapter 05 pdf

Timing Verification / Static Timing Analysis

Timing Analysis and Pipelining

Andrew Kahng - Chapter 8 Slides - Timing Closure

  • msvsli_start.1777289711.txt.gz
  • Last modified: 2026/04/27 13:35
  • by beckmanf